

STUDY MODULE DESCRIPTION FORM		
Name of the module/subject Programmable digital systems		Code 1010802231010841101
Field of study Technical Applications of Internet	Profile of study (general academic, practical) (brak)	Year /Semester 2 / 3
Elective path/specialty -	Subject offered in: Polish	Course (compulsory, elective) obligatory
Cycle of study: First-cycle studies	Form of study (full-time, part-time) full-time	
No. of hours Lecture: 1 Classes: - Laboratory: 2 Project/seminars: -		No. of credits 4
Status of the course in the study program (Basic, major, other) (brak)		(university-wide, from another field) (brak)
Education areas and fields of science and art technical sciences		ECTS distribution (number and %) 4 100%
Responsible for subject / lecturer: dr inż. Adam Łuczak email: aluczak@multimedia.edu.pl tel. +48 61 665 3900 Faculty of Electronics and Telecommunications ul. Polanka 3, 60-965 Poznań		
Prerequisites in terms of knowledge, skills and social competencies:		
1	Knowledge	1. Has a basic knowledge of Boolean algebra. 2. Has knowledge in area of programming in C / C + +. 3. Has a general knowledge about combinational and sequential digital circuits. 4. Has a general knowledge in area of binary arithmetic and digital representation of signals.
2	Skills	1. Is able to look for information required during design process and take educational courses, if needed, especially through Internet and distance education. [K_U05]
3	Social competencies	1. Knows the limitations of their own knowledge and skills; can precisely formulate questions; understands the need for further education and systematic reading of scientific journals in the field. [K_K01] 2. Can work individually and in team; knows the responsibility for tasks realized in team. [K_K02]
Assumptions and objectives of the course: The main purpose of the course is to show various design techniques for digital systems that can be suitable for FPGA devices. As hardware description language the Verilog will be used. A lot of examples will show how to efficiently use all basic and generic FPGA blocks (like RAM, DSP, etc.). Laboratory work will be performed with exploiting XILINX FPGA boards.		
Study outcomes and reference to the educational results for a field of study		
Knowledge:		
1. Student has a basic skill in design of simple digital devices - [K_W14] 2. Student has a basic knowledge about the principle of operation of fast communication interfaces - [K_W14] 3. Student has a basic knowledge about designing a state machines - [K_W14]		
Skills:		
1. Can describe complex digital system as a hierarchy of modules using Verilog language - [K_U11,K_U14] 2. Can correctly determine the parameters of the interface between the two frequency domains - [K_U11,K_U14] 3. Can acquire data from the literature and other sources, can integrate the information, make their interpretation, as well as formulate and to justify opinions - [K_U01]		
Social competencies:		
1. Can see and analyze development of design techniques - [K_K01] 2. Ability of self-learning (textbooks, computer programs) - [K_K03] 3. Knowing the responsibility for the electronic and telecommunication systems being designed - [K_K03,K_K06]		

Assessment methods of study outcomes		
Individual projects, written exam.		
Course description		
Introduction to digital programmable devices. FPGA devices (especially XILINX and ALTERA devices). Basic embedded blocks (RAM, PLL, FIFO, etc.) Inter-domain communication (source-synchronous interface). System-onChip (SoC). Communication s interfacesand buses (AMBA, CoreConnect, etc.). Network-on-Chip (NoC). Design and synthesis methods for FPGA devices.		
Basic bibliography:		
1. Łuba T. (red.), Rawski M., Tomaszewicz P., Zbierchowski B.: Synteza układów cyfrowych, Wydawnictwa Komunikacji i Łączności, Warszawa 2003		
2. Hajduk Z.: Wprowadzenie do języka Verilog, BTC, Warszawa 2009.		
3. Synteza i optymalizacja układów cyfrowych, Giovanni De Micheli, WNT.		
4. Język VHDL, Kelvin Skahill, WNT.		
5. Synteza i analiza układów cyfrowych, Autor: Halina Kamionka-Mikuła, Hanryk Małysiak, Bolesław Pochopień, WKŁ.		
Additional bibliography:		
1. Zbysiński P., Pasierbiński J.: Układy programowalne pierwsze kroki, Wydawnictwo BTC, Warszawa 2004,		
2. Łuba T.: Synteza układów logicznych. Oficyna Wyd. PW, Warszawa, 2005.		
Result of average student's workload		
Activity		Time (working hours)
Student's workload		
Source of workload	hours	ECTS
Total workload	110	4
Contact hours	45	1
Practical activities	65	3